



# RENATO MANCUSO

## THE SINGLE-CORE EQUIVALENCE (SCE) TECHNOLOGY PACKAGE



This research is supported by NSF  
under grant number #CNS-1302563



**CMAAS** @ CPSWeek 2017



**KU**  
THE UNIVERSITY OF  
KANSAS



2006+



2016

No certification standard, no consolidated technology.

MAINSTREAM


EMBEDDED

FAA POSITION

NO STANDARD

The major manufacturing companies produce multi-core systems for general-purpose computing.

2010



FAA publishes CAST-32A position paper to address multi-core systems. **Robust Partitioning + SafetyNet.**

2017



MULTI-CORE PLATFORMS

2006+

Multi-core become mainstream for embedded applications.




2016

MAINSTREAM

EMBEDDED

FAA POSITION

The major manufacturing companies produce multi-core systems for general-purpose computing.



2010

FAA publishes CAST-32A position paper to address multi-core systems. **Robust Partitioning + SafetyNet.**



INTRODUCTION



~ 1.7 million lines of code in a F-22 Fighter Jet



~ 6.5 million lines of code in a Boeing 787



~ 20 million lines of code in S Class Mercedes-Benz

2017



## PORTING / INTEGRATION

How can existing code-bases be reused when adopting multi-cores?

## PREDICTABILITY

How to achieve a level of predictability that is equivalent to single-cores without excessive pessimism?


## UNDERSTANDING

Multi-cores are significantly more complex machines. Can sufficient understanding be achieved for a safe use?

## CERTIFICATION

How to certify multi-core platforms? And how much will that cost?






# PREDICTABILITY


computation is performed in parallel, but

**shared** I/O and memory

From **multiple** single-core systems



To a **single** multi-core system






Setup

- Observe execution time of **single** task
- Run **independent** tasks on other cores (co-runners)
- Observed task is **memory intensive**
- Co-runners are **memory intensive**

WCET Trend on Multi-Core – Performance Interference





## MCP Platforms with Robust Partitioning

MCP\_Planning\_2: *how shared resources are used so as to **avoid** or **mitigate** the effect of **contention***

MCP\_Resource\_Usage\_3: ***identification** of interference channels (shared memory, cache, interconnect, I/O) and **means of mitigation***


MCP\_Resource\_Usage\_4: ***identification** of resources, their **allocation**, and **verification** that usage does not exceed limits*

MCP\_Software\_1: *with **robust partitioning** it is possible to “verify applications on the MCP and determine their WCETs separately”*

[CAST-32A]

November 2016

## INTRODUCTION







# CACHE-BASED PLATFORMS


Instance of software reference architecture for commercial cache-based multi-core systems.


7



MANAGEMENT







**SCE**  
single-core  
equivalence



[IEEE Comp'16] [ECRTS'15]





# SCE Implementation

using COTS hardware \*




\* Freescale/NXP P4080





## LAST-LEVEL CACHE MANAGEMENT MODEL



Addresses all the sources of interference



Converts the LLC cache in a deterministic object at the granularity of a single memory page



Allows the use of legacy code



Provides flexibility in cache assignment




100% hits  
on **allocated** pages

100% misses  
on **non-allocated** pages

MANAGEMENT




COLORING



- Used to **move page mapping** across sets (up/down)
- Leverages on the **virtual** → **physical** translation layer
- Transparent to the **application**

LOCKDOWN



- Used to **allocate pages** on selected ways (left/right)
- Relies on **architecture-specific** lockdown features
- Once allocated, pages trigger **cache hits** until deallocation



## PROFILE-DRIVEN CACHE ALLOCATION





### PROBLEM

Caches are critical, constrained resources. Optimal allocation ?



### PROFILE MEMORY

Extract memory traces and produce memory usage profile.



?

Location of hot region(s) is unknown

?

Absolute virtual memory addresses may change

### Application Profile


Page	Accesses
A	100 K
B	10 K
C	1 K
D	700
E	500
F	90
C	50
D	10
E	5

threshold

$\mu$

residual  
cache misses





Application Profile

Page	Accesses
A	100 K
B	10 K
C	1 K
D	700
E	500
F	90
C	50
D	10
E	5

threshold


$\mu$   
residual  
cache misses

WCET(1) := task **w**orst-**c**ase **e**xecution **t**ime with **1** active core



## DRAM PRIVATE BANK ENFORCEMENT

- Each DIMM contains multiple (8~16) **banks**
- Different banks can be accessed in parallel



MANAGEMENT

## AVERAGE


Tasks in each core  
access all the  
available DRAM  
banks.





## DRAM PRIVATE BANK ENFORCEMENT

- Each DIMM contains multiple (8~16) **banks**
- Different banks can be accessed in parallel



**MANAGEMENT**

## AVERAGE

Tasks in each core  
access all the  
available DRAM  
banks.


## WORST-CASE

Tasks in all the  
cores access a  
single DRAM bank.




## DRAM PRIVATE BANK ENFORCEMENT [2]

- Each DIMM contains multiple (8~16) **banks**
- Different banks can be accessed in parallel





## Memory Controller






## DRAM PRIVATE BANK ENFORCEMENT [2]

- Each DIMM contains multiple (8~16) **banks**
- Different banks can be accessed in parallel




**PROBLEM**

In general, the OS / Hypervisor ignores page-to-bank mapping.

**PALLOC**

Modified allocator to export mapping between physical memory and DRAM banks.





## PROBLEM


In general, the OS / Hypervisor ignores page-to-bank mapping.



## PALLOC

Modified allocator to export mapping between physical memory and DRAM banks.



- ✓ Prevents request re-ordering at bank queue
  - \* requests from same core may still be re-ordered
- ✓ Prevents inter-core induced row misses






# ARBITER CONGESTION

18



MANAGEMENT



With **even** budget assignment, upper-bound WCET regardless of the activity of other cores:

**WCET(m)**

$$\left[ WCET(1) + \underbrace{\mu \cdot L_{size}}_{\text{Total DRAM traffic}} \left( \frac{m}{BW_{min}} - \frac{1}{BW_{max}} \right) \right]$$

- ✓ Use **Colored Lockdown** to derive **WCET(1)** and  $\mu$
- ✓ Use **PALLOC** to avoid **FR-FRCS re-ordering**
- ✓ Use **MemGuard** to prevent **arbiter saturation**

*m*-th fraction  
of guaranteed bandwidth

ANALYSIS


SINGLE-CORE EQUIVALENCE

SCE  
single-core  
equivalence

[IEEE Comp'16]


Colored Lockdown  
last level cache management

[RTAS'13]  
(best paper award)




PALLOC  
private per-core DRAM banks

[RTAS'14]




MemGuard  
DRAM BW management



SINGLE-CORE EQUIVALENCE




SCE  
single-core  
equivalence

[IEEE Comp'16]



private per-core DRAM banks

MemGuard  
DRAM BW management





SINGLE-CORE EQUIVALENCE

SCE  
single-core  
equivalence


[IEEE Comp'16]

MemGuard  
DRAM BW management



last



Ways →



Page	Accesses
A	100 K
B	10 K
C	1 K
D	700
E	500
F	90
C	50
D	10
E	5







## MCP Platforms with Robust Partitioning

MCP\_Planning\_2: *how shared resources are used so as to **avoid** or **mitigate** the effect of **contention***

MCP\_Resource\_Usage\_3: ***identification** of interference channels (shared memory, cache, interconnect, I/O) and **means of mitigation***

MCP\_Resource\_Usage\_4: ***identification** of resources, their **allocation**, and **verification** that usage does not exceed limits*

MCP\_Software\_1: *with **robust partitioning** it is possible to “**verify applications on the MCP** and **determine their WCETs separately**”*

[CAST-32A]

November 2016

MANAGEMENT



Goal of SCE: achieve robust time partitioning

Premise of SCE: a plan to avoid resource contention

SCE Workflow: first step is interference analysis

SCE Design: operate resources below saturation

SCE Outcome: analyze & verify applications in isolation

## MCP Platforms with Robust Partitioning

MCP\_Planning\_2: *how shared resources are used so as to **avoid** or **mitigate** the effect of **contention***

MCP\_Resource\_Usage\_3: ***identification** of interference channels (shared memory, cache, interconnect, I/O) and **means of mitigation***


MCP\_Resource\_Usage\_4: ***identification** of resources, their **allocation**, and **verification** that usage does not exceed limits*

MCP\_Software\_1: *with **robust partitioning** it is possible to “verify applications on the MCP and determine their WCETs separately”*

MANAGEMENT




## Communication




## Verification




## Optimization



## Cross-OS SCE



**SCE**  
single-core  
equivalence



**SCE**  
single-core  
equivalence  
[CAST-32A]

## Minimal Multicore Avionics Certification Guidance

Rockwell  
Collins **WIND  
RIVER**  
**ETRI**

Carnegie  
Mellon  
University



UNIVERSITY  
of York

**AFRL**  
THE AIR FORCE RESEARCH LABORATORY  
LEAD | DISCOVER | DEVELOP | DELIVER


**LOCKHEED MARTIN**

**GUIDANCE**

**STANDARD**



**SCE**  
single-core  
equivalence



**SCE**  
single-core  
equivalence  
[CAST-32A]

## Minimal Multicore Avionics Certification Guidance

Rockwell  
Collins  
**WIND  
RIVER**  
**ETRI**

Carnegie  
Mellon  
University



UNIVERSITY  
of York


**AFRL**  
THE AIR FORCE RESEARCH LABORATORY  
LEAD | DISCOVER | DEVELOP | DELIVER

**LOCKHEED MARTIN**

We want your contribute. **Get on board !**



**SCE**  
single-core  
equivalence



**SCE**  
single-core  
equivalence

[CAST-32A]

## Minimal Multicore Avionics Certification Guidance

Rockwell  
Collins

**WIND  
RIVER**

**ETRI**

Carnegie  
Mellon  
University



UNIVERSITY  
of York

**AFRL**  
THE AIR FORCE RESEARCH LABORATORY  
LEAD | DISCOVER | DEVELOP | DELIVER

**LOCKHEED MARTIN**

We want your contribute. **Get on board !**



THANKS FOR LISTENING

**Renato Mancuso**  
rmancus2@illinois.edu

